Let's Program the Transistors
Layout vs. Schematic (LVS) in Electric is checked using Network Consistency Checking (NCC) To check this, execute Tools –> NCC –> Schematic and Layout views of Cell in Current Window. You can run this command being in any design window (schematic / layout). We can execute the above command by only pressing ‘L‘ as we have…
Key Binding binds a key; when pressed will execute a command from the menu to which it is bound. You can bind a key to a command as below: Go to File -> Preferences –> Categories –> General –> Key bindings Then in Key Binding USER Preferences we can choose any command to assign a…
We should keep on checking the Design Rule Check throughout designing (both in case of schematic and layout) to make sure whether there is any error or not. To check DRC you can execute Tools –> DRC –> Check Hierarchically or you can press F5. Once DRC is checked, you can see result in the…
Create a new cell as in case of schematic earlier with the view as {layout} and with the same cell name Resistive_divider. Now under the library design_1.jelib you can find a layout cell named as Resistive_divider {lay} with an yellow indicator as follows: Create an N-Well Resistor layout by clicking the menu item (bottom left-hand side of…
1. Let’s create a Library Go to Explorer (beside the Components view); you will find LIBRARIES name as noname File –> Save Library As Go to the location where you want to save your design (eg: $PATH/Electric/Designs) Name the design (library name) eg. design_1.jelib We would create our schematic and layout under this library Now you…
1. Start Electric: You will see the following window. 2. Towards the bottom of the window, you will find an Electric Messages Window where you can find different messages throughout any design. 3. You can change the background color of the window as follows Window –> Color Schemes –> White Background Colors 4. First of all we…
Installation Steps: Download and save electric-9.07.jar Click here to download electric-9.07 Download the Electric Source Release (26 MB) Create the folder $PATH/Electric and save the file electric-9.07.jar in it Note: It is up to you where you want to keep the electric jar file. But I would advise to create a folder name Electric and open the electric…
The main steps in ASIC physical design flow are: These steps are just the basic. A more detailed design flow is presented in the picture below: The ASIC physical design flow uses the technology libraries that are provided by the fabrication houses. Technologies are commonly classified on the basis of minimal feature size. The basic…
Following list updates the deadlines of the conferences in the domain of VLSI and Computer Architecture to be held in India for the year 2018-19. You can find the list of conferences by clicking here. 32nd International Conference on VLSI Design & 18th International Conference on Embedded Systems (VLSID – 2019) Date of Conference: TBA Place of…
Read More “Conference Deadlines – VLSI and Computer Architecture in India – 2018” »
The following list contains the VLSI and Computer Architecture conferences which are held in India every year. The table holds the list of conferences which is at least 3 years old. This list is meant to hold the conferences whose major tracks are either one or multiple of the following categories: Device – Circuit Interactions…
Read More “VLSI and Computer Architecture Conferences in India” »