Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Layout vs. Schematic (LVS)

Posted on November 6, 2018June 17, 2025 By vlsifacts 1 Comment on Layout vs. Schematic (LVS)

Layout vs. Schematic (LVS) in Electric is checked using Network Consistency Checking (NCC)

To check this, execute Tools –> NCC –> Schematic and Layout views of Cell in Current Window. You can run this command being in any design window (schematic / layout).

We can execute the above command by only pressing ‘L‘ as we have performed key binding for this earlier. We have done this as we would be using NCC very frequently.

Once NCC is checked, you can see result in the message window as follows:

We found a message like sizes not checked.

For this we have to take care of the following

Go to File –> Preferences –> Categories –> Tools –> NCC –> Check transistor sizes

Once again execute the NCC, now you will find the following message.

Let’s create an error by setting the width of the layout width = 35 while keeping the width of the schematic as width = 15 as earlier and checking the NCC, we will find the following message.

This says that there is a size mismatch indicating that one width is 15.0 while the other width is 35.0.

Click on the errors, it will redirect to the window where the faulty design is there.

Previous                                        Main Menu                                      Next

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Getting Started with Electric
  2. Starting and Setting-up Electric
  3. Checking ERC (Well Check)
  4. Setup of LTspice with Electric
Electric Tags:Electric, Layout vs. Schematic, LVS, NCC

Post navigation

Previous Post: Key Binding in Electric
Next Post: Checking ERC (Well Check)

Comment (1) on “Layout vs. Schematic (LVS)”

  1. Anne says:
    January 3, 2020 at 11:07 pm

    hello. may i ask how do i make a pdiff resistor here in electric vlsi? thank you

    Reply

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Difference between $display, $monitor, $write and $strobe in Verilog

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d