Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Author: Pravriti

ASIC Physical Design Flow

Posted on May 20, 2018June 17, 2025 By Pravriti No Comments on ASIC Physical Design Flow

The main steps in ASIC physical design flow are: These steps are just the basic. A more detailed design flow is presented in the picture below: The ASIC physical design flow uses the technology libraries that are provided by the fabrication houses. Technologies are commonly classified on the basis of minimal feature size. The basic…

Read More “ASIC Physical Design Flow” »

DHD, Digital Electronics

VLSI Design Flow

Posted on November 20, 2017June 17, 2025 By Pravriti 1 Comment on VLSI Design Flow

The chip design includes different types of processing steps to finish the entire flow. For each and every step, the design process requires a dedicated EDA tool. These tools have the flexibility to import or export different types of files. The picture below shows the various steps of the design flow: Here is a brief…

Read More “VLSI Design Flow” »

DHD

Texas Instruments Question Bank Part-2

Posted on August 16, 2016June 17, 2025 By Pravriti No Comments on Texas Instruments Question Bank Part-2

Texas Instruments Question Bank continued from Part 1 Q. Draw 2:1 Mux using pass transistors. Ans: Two pass transistors are required to design 2:1 Mux. Q. Draw 2:1 Mux using transmission gates. Ans: Two transmission gates are required to design 2:1 Mux. Q. What is setup and hold time? Ans: Setup time is the minimum amount of time that an input signal…

Read More “Texas Instruments Question Bank Part-2” »

Question Bank

Texas Instruments Question Bank Part-1

Posted on August 15, 2016June 17, 2025 By Pravriti 1 Comment on Texas Instruments Question Bank Part-1

Q. Implement a 3 bit asynchronous counter using T flip flops. Ans: To design 3 bit asynchronous counter we require 3 T flip flops.  Q. What is the always block used for in Verilog? Ans: An always blocks runs continuously throughout the simulation. An always block can be made sensitive to one or more signals depending on the…

Read More “Texas Instruments Question Bank Part-1” »

Question Bank

Ericsson India – Technical Interview Question Bank Part-2

Posted on May 12, 2016June 17, 2025 By Pravriti No Comments on Ericsson India – Technical Interview Question Bank Part-2

Ericsson India Technical Interview Question Bank continued from Part-1 Q. What is communication? Ans: Communication is simply the act of transferring information from one place to another. It is done through wire or wireless. Q. What is the difference between telecommunication, analog and digital communication. Ans: Telecommunication means the exchange of information by electronic or electrical…

Read More “Ericsson India – Technical Interview Question Bank Part-2” »

Interview, Question Bank

Ericsson India – Technical Interview Question Bank Part-1

Posted on May 9, 2016June 17, 2025 By Pravriti No Comments on Ericsson India – Technical Interview Question Bank Part-1

Q-1. Name 4 pillars of OOPS. Ans: Inheritance, Abstraction, Encapsulation and Polymorphism Q-2. On what platform does Java runs. Ans: Java is platform independent. Q-3. While pushing data in stack whether stack pointer increases or decreases? Ans: Stack pointer increases while pushing data in a stack in C. (This can be a bit confusing as the stack pointer…

Read More “Ericsson India – Technical Interview Question Bank Part-1” »

Interview, Question Bank

Interview Experience – Ericsson India (On Campus)

Posted on May 1, 2016June 17, 2025 By Pravriti No Comments on Interview Experience – Ericsson India (On Campus)

This is my interview experience with Ericsson India. Ericsson came to our college (JIIT Noida) on 29th March 2016. It was two days process. On the first day they conducted the Presentation and Aptitude Test. Second day GD, Technical Interview along with HR interview was scheduled. The selection procedure consisted of following parts: Round-1: Aptitude…

Read More “Interview Experience – Ericsson India (On Campus)” »

Interview, Interview Experience

Top Posts & Pages

  • ASCII Code
  • Different Coding Styles of Verilog Language
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • NAND and NOR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter