Let's Program the Transistors
1. Model a tri-state buffer in Verilog. 2. Implement a 2-to-1 multiplexer in Verilog using a continuous assignment. 3. Model a combinational circuit using case? 4. How do you model a flip-flop in Verilog? A flip-flop is edge sensitive. The following code represents a positive-edge-triggered D flip-flop that stores the value of d at each rising clock edge. 5. How…
1. Explain the concept of sensitivity lists in Verilog. A sensitivity list specifies the signals that trigger the execution of an always block when they change. Example: Here, the block executes whenever a or b changes. 2. What is the purpose of generate statements in Verilog? The generate statement is used to dynamically create repetitive hardware structures or conditional instantiations during elaboration. Example: 3. Discuss…
Read More “Basic Verilog Questions for Beginners (Part – 3) : Build Your Foundations” »
1. Explain the difference between blocking and non-blocking assignments. Example: 2. What is the difference between posedge and negedge? Example: 3. What is the purpose of the assign statement? The assign statement is used for continuous assignments in combinational logic. It is used to drive values to wire data types. Example: 4. How do you declare a parameter in Verilog? A parameter is…
Read More “Basic Verilog Questions for Beginners (Part – 2) : Build Your Foundations” »
1. What is Verilog and why is it used in VLSI design? Verilog is a Hardware Description Language (HDL) widely used to design and model digital electronic systems. It helps in writing structured, reusable code to describe how a circuit should function. Verilog is crucial in VLSI design because it supports simulation, verification, and hardware…
Read More “Basic Verilog Questions for Beginners (Part – 1) : Build Your Foundations” »
When working with Verilog for digital design, one common question that arises is whether the initial block is synthesizable. The short answer is generally no. initial blocks are primarily meant for simulation and testbench purposes, not for actual hardware synthesis. What is an initial Block? The initial block in Verilog is used to set initial values for signals or variables at the very…
Read More “Is an “initial” Block Synthesizable in Verilog?” »
Here are some examples on blocking and non-blocking assignments in Verilog, that can be really useful for the budding design Engineers. First let us discuss the features of these assignments. The following example illustrates the Blocking Assignment Wave forms for the above exampleThe following example illustrates the Non-Blocking Assignment Wave forms for the above example…
Read More “Synthesis and Functioning of Blocking and Non-Blocking Assignments.” »
Port_list is an important component of verilog module. Ports provide a means for a module to communicate with the external world through input and output. Every port in the port list must be declared as input, output or inout. All ports declared as one of the above is assumed to be a wire by default,…
A “module” is the basic building block in Verilog. A module can be an element or a collection of lower-level design blocks. A module provides the necessary functionality to the higher-level block through its port interface (inputs and outputs), but hides the internal implementation. Module interface refers, how module communicates with external world. This communication…
This post contains some very interesting interview questions asked by Synopsys the EDA giant in its interview. The questions are based on Verilog Synthesis and Simulation. Though I have included the answers; I would encourage the reader to experiment himself or herself and then discuss these in the forum. 1. How a latch gets inferred…
Read More “Synopsys – Interview Questions – based on Synthesis and Simulation” »
Hello Everyone! This is my training experience, I had at Mentor Graphics, Noida (Higher Education Program) which is conducted annually for pre-final year B.Tech and M.Tech students. It is a two month training program that starts in June and lasts till the last week of July. The main aim of the training is “Verification of…
Read More “Training Experience – Mentor Graphics Higher Education Program” »