Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Category: DHD

Digital Hardware Design

Pre-Silicon Verification vs. Post-Silicon Validation

Posted on November 19, 2019June 17, 2025 By vlsifacts No Comments on Pre-Silicon Verification vs. Post-Silicon Validation

Both Verification and Validation checks for the correctness of the design. These design steps try to detect and localize functional bugs in the system. While pre-silicon verification runs the test cases on the software prototypes of the design on the simulator, post-silicon validation is executed on a few initial hardware prototypes of the design on…

Read More “Pre-Silicon Verification vs. Post-Silicon Validation” »

DHD, Verification, VLSI Testing

Synthesis in VLSI

Posted on November 18, 2019June 17, 2025 By Dewansh No Comments on Synthesis in VLSI

Synthesis transforms the simple RTL design into a gate-level netlist with all the constraints as specified by the designer. In simple language, Synthesis is a process that converts the abstract form of design to a properly implemented chip in terms of logic gates. Synthesis takes place in multiple steps: There are various tools which can…

Read More “Synthesis in VLSI” »

DHD, Verilog, VHDL

ASIC Physical Design Flow

Posted on May 20, 2018June 17, 2025 By Pravriti No Comments on ASIC Physical Design Flow

The main steps in ASIC physical design flow are: These steps are just the basic. A more detailed design flow is presented in the picture below: The ASIC physical design flow uses the technology libraries that are provided by the fabrication houses. Technologies are commonly classified on the basis of minimal feature size. The basic…

Read More “ASIC Physical Design Flow” »

DHD, Digital Electronics

Reliability vs. Availability in Fault Tolerance

Posted on January 3, 2018June 17, 2025 By vlsifacts No Comments on Reliability vs. Availability in Fault Tolerance

We have learnt the following definitions of Reliability and Availability from the Fault Tolerance Measures post: Reliability, R(t): Probability that the system has been up continuously during the whole interval [0,t], given it was up at time 0. This measure is suitable for applications in which even a momentary disruption can prove costly. One example is computer…

Read More “Reliability vs. Availability in Fault Tolerance” »

Fault Tolerant System Design

VLSI Design Flow

Posted on November 20, 2017June 17, 2025 By Pravriti 1 Comment on VLSI Design Flow

The chip design includes different types of processing steps to finish the entire flow. For each and every step, the design process requires a dedicated EDA tool. These tools have the flexibility to import or export different types of files. The picture below shows the various steps of the design flow: Here is a brief…

Read More “VLSI Design Flow” »

DHD

Fault Tolerance Measures

Posted on November 16, 2017June 17, 2025 By vlsifacts No Comments on Fault Tolerance Measures

Fault tolerance of electronic system is a major concern for the VLSI engineers. This can be realized from the post Need of Fault Tolerant VLSI System Design. The objective of this post is to introduce the proper tools for fault tolerance measure. A measure is a mathematical abstraction, which expresses only some subset of the object’s…

Read More “Fault Tolerance Measures” »

Fault Tolerant System Design

Defects, Errors, and Faults

Posted on November 13, 2017June 17, 2025 By vlsifacts No Comments on Defects, Errors, and Faults

In Electronics industry incorrectness in products are described in several ways which may create confusion in understanding the terms defect, error and fault. Though these terms are used interchangeably in the field of VLSI testing, let’s try to draw a fine boundary between the meaning of these terms. Before doing this, we should understand why…

Read More “Defects, Errors, and Faults” »

Fault Tolerant System Design

Redundancy in Fault Tolerance

Posted on November 5, 2017July 1, 2025 By vlsifacts No Comments on Redundancy in Fault Tolerance

In the previous post we have understood the need of Fault Tolerance in VLSI System Design. A VLSI system can broadly be considered as a union of following 3 layers: Designers introduce several techniques to all these system layers to deal with transient as well as permanent faults, and these techniques incorporate the concept of…

Read More “Redundancy in Fault Tolerance” »

Fault Tolerant System Design

Need of Fault Tolerant VLSI System Design

Posted on October 28, 2017June 17, 2025 By vlsifacts No Comments on Need of Fault Tolerant VLSI System Design

In recent few years VLSI design has achieved remarkable growth. High performance (peta-scale) computing is a reality now and we are expecting exa-scale computing by 2020. We talk about many core processor now a days. Intel’s Xeon Phi (Knights Landing) with 72 cores and IBM’s Kilocore processors with more than 1000 cores are great examples…

Read More “Need of Fault Tolerant VLSI System Design” »

Fault Tolerant System Design

Step by Step Method to Design a Combinational Circuit

Posted on August 23, 2016July 1, 2025 By vlsifacts 2 Comments on Step by Step Method to Design a Combinational Circuit

The Electronics engineers should know the steps to design a particular circuit. While we study, we directly study the properties of the electronic block and the circuit diagram of the corresponding block. We never think how had we landed up to that particular circuit diagram. For example when we talk about digital Multiplexer, Decoder or Counters; we…

Read More “Step by Step Method to Design a Combinational Circuit” »

DHD, Digital Electronics

Posts pagination

Previous 1 … 8 9 10 … 12 Next

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Texas Instruments Question Bank Part-1
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme