Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

What is Post-Silicon Validation

Posted on November 28, 2019June 18, 2025 By vlsifacts No Comments on What is Post-Silicon Validation

Modern day Syetem-on-Chips are so complex that pre-silicon verification is no more the sufficient step to capture all the design bugs. Even with sophisticated verification process, achieving 100% coverage is difficult. Due to this, few bugs escape from the pre-silicon verification till the actual product on silicon. So, now-a-days industries perform post-silicon validation (commonly known as post-silicon debug) as a mandatory verification step on few initial pre-production chips before mass production.

image_source

Read Pre-Silicon Verification vs. Post-Silicon Validation


Objectives:

  • To capture the escaped design bugs from pre-silicon verification
  • To test the power-on of the newly designed chip
  • To check the functionality of the chip in real environmental scenarios

Advantages:

  • Runs at the system clock speed (in GHz range), while the pre-silicon verification runs at simulator speed (in MHz range). So faster verification.
  • Checks the validity of the design in real environmental scenarios

Challenges:

  • Very low observability and controllability on system internal states, as only input and output pins on a real silicon chip can be controlled or observed. Whereas any internal signal can be observed in a simulator during pre-silicon verification.

Requirement:

  • Efficient design-for-debug (DfD) structures are required to be employed during product design phase, which would provide required infrastructure for system validation during post-silicon validation step.

Major components of DfD structure and their working will be discussed in an upcoming article.

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Pre-Silicon Verification vs. Post-Silicon Validation
  2. What are Observability and Controllability
  3. Synopsys – Interview Questions – based on Synthesis and Simulation
  4. SETUP Time and SETUP Violation in a Single D Latch
DHD, Verification Tags:debug, post-silicon debug, validation, Verification

Post navigation

Previous Post: Pre-Silicon Verification vs. Post-Silicon Validation
Next Post: What is a Wafer in VLSI

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Synthesis Constructs in Verilog: A Comprehensive Guide for Designers

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d