Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us
  • Toggle search form

Tag: validation

What is Post-Silicon Validation

Posted on November 28, 2019June 18, 2025 By vlsifacts No Comments on What is Post-Silicon Validation

Modern day Syetem-on-Chips are so complex that pre-silicon verification is no more the sufficient step to capture all the design bugs. Even with sophisticated verification process, achieving 100% coverage is difficult. Due to this, few bugs escape from the pre-silicon verification till the actual product on silicon. So, now-a-days industries perform post-silicon validation (commonly known…

Read More “What is Post-Silicon Validation” »

DHD, Verification

Pre-Silicon Verification vs. Post-Silicon Validation

Posted on November 19, 2019June 17, 2025 By vlsifacts No Comments on Pre-Silicon Verification vs. Post-Silicon Validation

Both Verification and Validation checks for the correctness of the design. These design steps try to detect and localize functional bugs in the system. While pre-silicon verification runs the test cases on the software prototypes of the design on the simulator, post-silicon validation is executed on a few initial hardware prototypes of the design on…

Read More “Pre-Silicon Verification vs. Post-Silicon Validation” »

DHD, Verification, VLSI Testing

Top Posts & Pages

  • ASCII Code
  • NAND and NOR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • Difference between $display, $monitor, $write and $strobe in Verilog


 

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme