Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

What is TLM-1 and what was the need for TLM 2.0?

Posted on August 17, 2016June 17, 2025 By Dewansh No Comments on What is TLM-1 and what was the need for TLM 2.0?

Transaction-level modeling (TLM) is a high-level modern approach for modeling digital systems. TLM-1 standard defined a set of interfaces which could be used for transporting transaction by value or reference. TLM-1 is being used successfully in some applications but it had shortcomings which have now been improved upon in TLM 2.0.

TLM-1 has no standard transaction class

This is a major issue in TLM-1 which has been resolved in TLM-2 by using generic payload. Because of this problem, every application had to create its own transaction class (non-standard) and thus resulting in poor interoperability.

TLM-1 did not support timing annotations

TLM-1 models had no standard timing annotations, and models made using it had to introduce delays by using “wait” which slows down the simulation to a large extent. TLM 2.0 has solved this problem by introducing standard blocking and non-blocking interfaces with standard timing annotations.

TLM-1 interfaces requires all transaction objects to be passed by value/reference

This slows down the simulation. This also reduces the interoperability. TLM 2.0 addresses this shortcoming by introducing standard transaction objects.

 

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Getting started with TLM 2.0 – Introduction and Basic Constructs
  2. Synopsys – Interview Questions – based on Synthesis and Simulation
  3. SETUP Time and SETUP Violation in a Single D Latch
  4. Step by Step Method to Design a Combinational Circuit
DHD, TLM Tags:SystemC, TLM, TLM 2.0, TLM-1, Transaction Level Modeling

Post navigation

Previous Post: Texas Instruments Question Bank Part-2
Next Post: Getting started with TLM 2.0 – Introduction and Basic Constructs

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • AND and OR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • Texas Instruments Question Bank Part-1

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d