Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Synopsys India 2016 Custom Design Contest

Posted on August 5, 2016June 17, 2025 By vlsifacts No Comments on Synopsys India 2016 Custom Design Contest

The Synopsys University Program announces the 2016 student design contest in India featuring Synopsys Custom Design tools. This contest gives students the opportunity to showcase their talent in electronic design. Teams selected to compete in the contest will receive a free 3-day training workshop hosted by Synopsys and the chance to win a cash prize.

Contest Scope:

  • Teams will create a complete schematic and DRC/LVS clean layout of a design according to contest specifications using only Synopsys analog mixed-signal tools.
  • Teams will be required to use the Synopsys 32/28nm Interoperable Process Design Kit.
  • All designs submitted must be original work – designed and drawn by the student teams for this contest. Designs may not have been previously used or directly copied from other sources. This will result in immediate disqualification.

Prizes:

  • First place – 30,000 INR
  • Second place – 10,000 INR

Timeline:

For the other details of the contest like “Contest Rules / Eligibility”, “Required Skills”, “Evaluation Criteria” etc. please visit here.

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Digilent Design Contest 12th Edition
  2. Mentor Graphics Training Program 2016
  3. India Innovation Challenge with support from Texas Instruments India, DST and IIMB
  4. MEMS Design Contest 2018 in association with Cadence Academic Network, X-FAB, Coventor, and Reutlingen University
Notifications Tags:Custom Design Contest, Design Contest 2016, Student Design Contest, Synopsis Design Contest, VLSI Contests in India

Post navigation

Previous Post: Bharat Electronics Limited (BEL) Question Bank – Part 4
Next Post: Bharat Electronics Limited (BEL) Question Bank – Part 5

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Synthesis Constructs in Verilog: A Comprehensive Guide for Designers

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d