Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

State Equivalence & Minimization Part – 1

Posted on February 9, 2016June 17, 2025 By vlsifacts No Comments on State Equivalence & Minimization Part – 1

Sometimes a state diagram constructed for a finite state machine contains redundant states, i.e. states whose function can be accomplished by other states. The number of memory elements required for the realization of a machine is directly related to the number of states. Consequently, the minimization of the number of states does reduce the complexity and cost of the realization in many cases. Moreover, the testing of the sequential machine is considerably simpler when the machine does not contain redundant states. Therefore, methods should be developed to find out the redundant states and minimize the state diagram while maintaining the same terminal behavior.

Important Terminologies related to State Minimization

  • Equivalent States
  • Distinguishable States
  • k-equivalent States
  • k-distinguishable States

Two states, Si or Sj, of a machine M are distinguishable if and only if there exists at least one finite input sequence that when applied to M, causes different output sequences depending on whether Si and Sj are the initial state.

The sequence that distinguishes these states is called a distinguishing sequence for the pair (Si, Sj).

If there exists a distinguishing sequence of length “k” for the pair (Si, Sj), then Si, Sj are said to be k-distinguishable.

The states Si or Sj are said to be equivalent if for any length of input pattern, looking towards the output sequence we can not distinguish whether the machine starts from state Si or Sj (i.e, equal output sequences of both the states for all the inputs.)

The states which are equivalent for input sequence of length “k” are known as k-equivalent States.

Rule

(i) Always the equivalency or distinguish-ability are decided between a pair of states.

(ii) For the input sequence of length “0”, we consider all the states are 0-equivalent

Findings

(i) The states Si and Sj of machine M are said to be equivalent if and only if, for every possible input sequence, the same output sequence is produced regardless of whether Si or Sj is the initial state.

(ii) States which are k+1-equivalent are k-equivalent

(iii) States which are k-distinguishable are k+1-distinguishable

(iv) For equivalent; pair of states should be equivalent for all input patterns

(v) For distinguishable; pair of states should be distinguishable for at-least one input pattern

Let’s consider the Parity Generator Example

Mealy Machine for Even Parity Generator
Mealy Machine for Even Parity Generator

Looking at the state diagram we can say that the states S0 and S1 are 1-distinguishable. Let’s say there are two machines M0 starts at state S0 and M1 starts at state S1. If we would provide “0” as input to both the machines then M0 would produce an output “0” and M1 would produce an output “1”. The out put sequences generated for the 1-bit input “0” are different for both the machines. So the machines are 1-distinguishable.

Let’s consider the Sequence detector Example

Mealy machine of 1101 Sequence Detector
State Transition Diagram for the Pattern Recognition for the Sequence “1101”
  • S0, S1 and S2 are 1-equivalent
  • S0 and S1 are 2-equivalent
  • S2 and S3 are 1-distinguishable

Read State Equivalence & Minimization Part – 2, to know Minimization steps.

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Synopsys – Interview Questions – based on Synthesis and Simulation
  2. Digital Design Methodologies
  3. Step by Step Method to Design a Combinational Circuit
  4. ASIC Physical Design Flow
DHD, Digital Electronics Tags:Distinguishable States, Equivalent States, k-distinguishable, k-equivalency, Minimization of State Machine, State Redundancy

Post navigation

Previous Post: Circuit Design of Parity Generator
Next Post: State Equivalence & Minimization Part – 2

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Different Coding Styles of Verilog Language
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d