Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Qualcomm Results Stronger Than Expected

Posted on April 23, 2016June 17, 2025 By Gautam No Comments on Qualcomm Results Stronger Than Expected

San Diego headquartered microchip giant Qualcomm Inc. recently reported its quarterly sales and results out on April 20, 2016 that went past the expectations of The Wall Street Exchange. The company credited its strong results across the entire chipset business to resolving an issue over licensing terms with South Korea’s LG Electronics Inc. The firm…

Read More “Qualcomm Results Stronger Than Expected” »

News

Intel’s layoff of 12,000 jobs & 11% Staff !

Posted on April 21, 2016June 17, 2025 By Gautam No Comments on Intel’s layoff of 12,000 jobs & 11% Staff !

The PC giant and driver of the semiconductor industry Intel Corporation has recently decided to layoff 11% of its staff and has cut 12,000 jobs owing to its sequential decline in quarterly revenues and profits. The layoff would take place by mid of 2017 worldwide. Intel is dominating data center market with its Xeon chips and also…

Read More “Intel’s layoff of 12,000 jobs & 11% Staff !” »

News

Mentor Graphics Training Program 2016

Posted on April 10, 2016June 17, 2025 By vlsifacts No Comments on Mentor Graphics Training Program 2016

Mentor Graphics Corporation founded the Higher Education Program in 1985 to further the development of skilled engineers within the electronics industry. The program provides colleges and universities with leading edge design tools for classroom instruction and academic research to help ensure that engineering graduates enter into industry proficient with state-of-the-art tools and techniques. “Verification of…

Read More “Mentor Graphics Training Program 2016” »

Notifications

Wipro Limited – Technical Interview Question Bank – Part 2

Posted on April 2, 2016June 17, 2025 By Dewansh No Comments on Wipro Limited – Technical Interview Question Bank – Part 2

Wipro Limited Technical Interviews Question Bank continued from Part-1 Q. What is the difference between authorization and authentication, for example when you enter your card details while net banking?Ans. A user is first authenticated, i.e. identity of the user is verified (valid bank card details). Then it proceeds to authorization where if the user has…

Read More “Wipro Limited – Technical Interview Question Bank – Part 2” »

Interview, Question Bank

Wipro Limited – Technical Interview Question Bank – Part 1

Posted on April 1, 2016June 17, 2025 By Dewansh No Comments on Wipro Limited – Technical Interview Question Bank – Part 1

Q. What is inheritance in Java? Ans. Inheritance is when a class inherits the properties of another class. The class which inherits is called the child class and the class from which the properties are inherited is called the parent class. Q. What is importance inheritance in Java?Ans. Inheritance improves the reusability of code. Q….

Read More “Wipro Limited – Technical Interview Question Bank – Part 1” »

Interview, Question Bank

Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog

Posted on March 29, 2016June 17, 2025 By Dewansh No Comments on Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog

There are Two types of Procedural Assignments in Verilog. To learn more about Delay: Read Delay in Assignment (#) in Verilog Blocking assignments Example: Non-Blocking assignments Example: To learn more about Blocking and Non_Blocking Assignments: Read Synthesis and Functioning of Blocking and Non-Blocking Assignments The following example shows  interactions  between blocking  and non-blocking for simulation only (not…

Read More “Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog” »

Verilog

Delay in Assignment (#) in Verilog

Posted on March 29, 2016June 17, 2025 By vlsifacts No Comments on Delay in Assignment (#) in Verilog

Syntax: #delay It delays execution for a specific amount of time, ‘delay’. There are two types of delay assignments in Verilog: Delayed assignment: #Δt variable = expression; // “expression” gets evaluated after the time delay Δt and assigned to the “variable” immediately Intra-assignment delay: variable = #Δt expression; // “expression” gets evaluated at time 0 but gets assigned to the “variable”…

Read More “Delay in Assignment (#) in Verilog” »

Verilog

PMOS is no longer the Culprit

Posted on March 23, 2016June 17, 2025 By Jitendra No Comments on PMOS is no longer the Culprit

MOS scaling has introduced many undesired effects, known second order ones being channel length modulation, velocity saturation, mobility degradation etc. These are introducing a new set of challenges for the designers. From the performance perspective, supply voltage scaling has reduced the driving capability of MOS due to decrease in effective overdrive voltage. On the other…

Read More “PMOS is no longer the Culprit” »

Fabrication, VLSI Technology

Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Posted on March 20, 2016June 17, 2025 By Priyadarshi No Comments on Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Here are some examples on blocking and non-blocking assignments in Verilog, that can be really useful for the budding design Engineers. First let us discuss the features of these assignments. The following example illustrates the Blocking Assignment Wave forms for the above exampleThe following example illustrates the Non-Blocking Assignment Wave forms for the above example…

Read More “Synthesis and Functioning of Blocking and Non-Blocking Assignments.” »

DHD, Digital Electronics, Uncategorized, Verilog, VLSI Circuits, Xilinx

Interview Experience – Si2Chip – Memory Design

Posted on March 15, 2016June 17, 2025 By Priyadarshi 2 Comments on Interview Experience – Si2Chip – Memory Design

I want to share my interview experience in Si2Chip, a design and layout based service company in Bangalore. I applied though the career section of the company and got the call for the Memory Design requirement. There were two telephonic technical rounds consisting of quality technical discussion. Most of the discussion revolved around Memory design…

Read More “Interview Experience – Si2Chip – Memory Design” »

Interview, Interview Experience, Memory Devices, Question Bank

Posts pagination

Previous 1 … 20 21 22 … 26 Next

Top Posts & Pages

  • AND and OR gate using CMOS Technology
  • VLSI ROADMAP (2026 Ready) — From Beginner to Job-Ready
  • Lint Check in VLSI Design: Common Linting Errors and How to Fix Them
  • Designing a Two-Stage Flip-Flop Synchronizer to Eliminate Metastability in Clock Domain Crossing
  • How to Design a Clock Divider in Verilog?

Copyright © 2026 VLSIFacts.

Powered by PressBook WordPress theme