Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Texas Instruments Question Bank Part-2

Posted on August 16, 2016June 17, 2025 By Pravriti No Comments on Texas Instruments Question Bank Part-2

Texas Instruments Question Bank continued from Part 1 Q. Draw 2:1 Mux using pass transistors. Ans: Two pass transistors are required to design 2:1 Mux. Q. Draw 2:1 Mux using transmission gates. Ans: Two transmission gates are required to design 2:1 Mux. Q. What is setup and hold time? Ans: Setup time is the minimum amount of time that an input signal…

Read More “Texas Instruments Question Bank Part-2” »

Question Bank

Texas Instruments Question Bank Part-1

Posted on August 15, 2016June 17, 2025 By Pravriti 1 Comment on Texas Instruments Question Bank Part-1

Q. Implement a 3 bit asynchronous counter using T flip flops. Ans: To design 3 bit asynchronous counter we require 3 T flip flops.  Q. What is the always block used for in Verilog? Ans: An always blocks runs continuously throughout the simulation. An always block can be made sensitive to one or more signals depending on the…

Read More “Texas Instruments Question Bank Part-1” »

Question Bank

Bharat Electronics Limited (BEL) Question Bank – Part 5

Posted on August 5, 2016June 17, 2025 By Gautam No Comments on Bharat Electronics Limited (BEL) Question Bank – Part 5

Bharat Electronics Limited (BEL) Question Bank continued from Part 4… Q-29. If the gain of the amplifier is A and voltage feedback is fraction B of the amplifier output voltage, what will be the condition for maintenance of oscillation? A : The condition for maintenance of oscillation would be AB = 1. Q-30. State the condition…

Read More “Bharat Electronics Limited (BEL) Question Bank – Part 5” »

Interview, Question Bank

Synopsys India 2016 Custom Design Contest

Posted on August 5, 2016June 17, 2025 By vlsifacts No Comments on Synopsys India 2016 Custom Design Contest

The Synopsys University Program announces the 2016 student design contest in India featuring Synopsys Custom Design tools. This contest gives students the opportunity to showcase their talent in electronic design. Teams selected to compete in the contest will receive a free 3-day training workshop hosted by Synopsys and the chance to win a cash prize….

Read More “Synopsys India 2016 Custom Design Contest” »

Notifications

Bharat Electronics Limited (BEL) Question Bank – Part 4

Posted on July 29, 2016June 17, 2025 By Gautam No Comments on Bharat Electronics Limited (BEL) Question Bank – Part 4

Bharat Electronics Limited (BEL) Question Bank continued from Part 3… Q-20. State a way to improve SNR at the input of an amplifier. A : Signal to Noise Ratio (SNR) at the input of an amplifier can be improved by decreasing the source impedance (or resistance). Q-21. Why are N channel FETs superior to P channel…

Read More “Bharat Electronics Limited (BEL) Question Bank – Part 4” »

Interview, Question Bank

Bharat Electronics Limited (BEL) Question Bank – Part 3

Posted on July 21, 2016June 17, 2025 By Gautam No Comments on Bharat Electronics Limited (BEL) Question Bank – Part 3

Bharat Electronics Limited (BEL) Question Bank continued from Part 2… Q-14. If bandwidth of an amplifier is decreased, what is the effect on thermal noise? A : On decreasing bandwidth, the thermal noise would also decrease. Q-15. What is a geostationary satellite? Why is it called geostationary? Name an Indian one. A : Geostationary satellite is…

Read More “Bharat Electronics Limited (BEL) Question Bank – Part 3” »

Interview, Question Bank

3D NAND – Innovative Fabrication Process by Micron

Posted on July 14, 2016June 17, 2025 By Gautam No Comments on 3D NAND – Innovative Fabrication Process by Micron

Micron is the second among the chip vendors to commercialize 3D NAND which is a unique and innovative approach to reduce the costs. The company has started its production of 32L (32 Layer) 3D NAND flash memory with its presence in Crucial 750 GB SATA 2.5 inch SSD (Solid State Drive) which is one of…

Read More “3D NAND – Innovative Fabrication Process by Micron” »

News

Bharat Electronics Limited (BEL) Question Bank – Part 2

Posted on July 13, 2016June 17, 2025 By Gautam No Comments on Bharat Electronics Limited (BEL) Question Bank – Part 2

Bharat Electronics Limited (BEL) Question Bank continued from Part 1… Q-7. What is Balun? A : Balun is a type of electrical transformer that is used to convert a balanced circuit (in which two signals are working against each other and ground is irrelevant) to a unbalanced circuit (in which a single signal is working…

Read More “Bharat Electronics Limited (BEL) Question Bank – Part 2” »

Interview, Question Bank

Bharat Electronics Limited (BEL) Question Bank – Part 1

Posted on July 5, 2016June 17, 2025 By Gautam No Comments on Bharat Electronics Limited (BEL) Question Bank – Part 1

While studying engineering in Electronics and Communications domain, we are sometimes desirous of working in core companies. We explore which are the companies that work in the core areas and wonder what type of questions these organizations usually ask in their written tests, interviews etc. Sometimes we get appropriate material to prepare for these companies…

Read More “Bharat Electronics Limited (BEL) Question Bank – Part 1” »

Interview, Question Bank

SETUP Time and SETUP Violation in a Single D Latch

Posted on June 17, 2016June 17, 2025 By Priyadarshi 2 Comments on SETUP Time and SETUP Violation in a Single D Latch

Setup and Hold time concept is one of the fundamental concepts that is very necessary for closing and analysing and timing margin. The analysis in digital domain, in Reg to Reg system is very popular but the root cause of Setup and Hold time is often not taken care of in the education system. This…

Read More “SETUP Time and SETUP Violation in a Single D Latch” »

DHD, Digital Electronics, Memory Devices, SoC, VLSI Circuits

Posts pagination

Previous 1 … 18 19 20 … 26 Next

Top Posts & Pages

  • NAND and NOR gate using CMOS Technology
  • ASCII Code
  • AND and OR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Clock Domain Crossing (CDC) Fundamentals: What Every Digital Designer Should Know

Copyright © 2026 VLSIFacts.

Powered by PressBook WordPress theme