Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Esperanto’s ET-SoC-1 Chip Integrates more than 1000 RISC-V Cores for Energy Efficient ML Recommendation

Posted on March 13, 2023June 19, 2025 By vlsifacts No Comments on Esperanto’s ET-SoC-1 Chip Integrates more than 1000 RISC-V Cores for Energy Efficient ML Recommendation

More than 1000 cores on a commercial chip – seems unbelievable!!!

However, the highly sophisticated manufacturing processes, unbelievably optimized design integration, and the RISC-V open-source hardware revolution have made this possible.

ET-SoC-1 Package – Image courtesy of Esperanto

Esperanto‘s ET-SoC-1 Chip is a Supercomputer-on-Chip that integrates more than 1000 RISC-V cores on a single die of 570 mm2 area. Dave Ditzel, Founder and Executive Chairman, Esperanto Technologies detailed about the ET-SoC-1 chip in the Hot Chips 33 conference and highlighted that the package could be used as a compelling energy-efficient solution for Machine Learning recommendation in large data centers.

The Highlights of the ET-SoC-1 Chip

  • Integration of over a thousand RISC-V processors on a single TSMC 7nm chip
  • Integration of 24 billion transistors on a single die
  • 1088 energy-efficient ET-Minion 64-bit RISC-V in-order cores, each with a vector/tensor unit (operating frequency 500 MHz to 1.5 GHz expected)
  • 4 high-performance ET-Maxion 64-bit RISC-V out-of-order cores (operating frequency 500 MHz to 2 GHz expected)
  • 1 RISC-V service processor
  • Over 160 million bytes of on-die SRAM are used for caches and scratchpad memory
  • Interfaces for large external memory with low-power LPDDR4x DRAM and eMMC FLASH
  • PCIe x8 Gen4 and other common I/O interfaces
  • Compute at peak rates of 100 to 200 TOPS (Tera Operations per Second)
  • Power typically < 20 watts
ET-SoC-1 Die Plot – Image courtesy of Esperanto

The manufacturer claims that ET-SoC-1 is the highest-performance commercial RISC-V chip to date that provides the highest TOPS driven by RISC-V cores. It delivers the best performance per watt, which makes it highly suitable for energy-efficient acceleration for data center inference workloads (ML recommendation).

Glacier Point v2 Card – Image courtesy of Esperanto

The energy efficiency of ET-SoC-1 chip (<20 watts) enables the integration of up to six such chips (3 on top and 3 on bottom) onto a single Glacier Point v2 accelerator card that can operate with a 120-watt limit. The accelerator card provides up to 192 GB of DRAM and 822 GB/s DRAM bandwidth. Esperanto estimates that ET-SoC-1 card provides 123x better performance per watt for ML Recommendation and 25.7x better performance per watt for Image Classification.

The introduction of ET-SoC-1 chip to the semiconductor industry, along with the open-source hardware revolution, provides a roadmap for even more sophisticated integrations in the near future.

Note: The details about ET-SoC-1 chip are extracted from the presentation of Dave Ditzel at Hot Chips 33.

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Discover more from VLSIFacts

Subscribe to get the latest posts sent to your email.

Related posts:

  1. Why VLSI?
  2. SETUP Time and SETUP Violation in a Single D Latch
  3. Dynamic Pin Power Characterization using SPICE
  4. Why does Global Chip Shortage Happen
News, SoC Tags:1000 core chip, Esperanto, ET-SoC-1, ML Recommendation, RISC-V Core

Post navigation

Previous Post: How to Convert a Decimal Number to a Binary Single-precision Floating Point Number
Next Post: Binary Coded Decimal

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • NAND and NOR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • Step-by-Step Guide to Running Lint Checks, Catching Errors, and Fixing Them: Industrial Best Practices with Examples
  • BCD Addition

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

%d