Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Electro-Static Discharge (ESD) – VLSI Circuit’s Prospective

Posted on January 15, 2018June 17, 2025 By Jitendra No Comments on Electro-Static Discharge (ESD) – VLSI Circuit’s Prospective

Electro Static Discharge (ESD) is sudden flow of static electricity between two electrically charged objects for a very short duration of time. The study of ESD phenomenon and its protection circuits are more relevant with each technology nodes as smaller devices are more vulnerable. Electric Over-Stress (EOS) is also one by-product of ESD which also needs to be taken care of. EOS happens when any component is operated beyond its absolute maximum ratings. Just to give a glimpse of criticality of ESD, here is a chart showing failure rates associated with various reliability issues.

Data Source [1]

Looking at ESD from failure point of view, both ESD and EOS contributes to more than 50% of reliability problems. These reliability problems will degrade circuits FIT (Failure in time) rate, one of the key spec for any IC. Although ESD stress is for shorter duration, it can cause permanent functional issues such as Electro-Migration (EM), Oxide Stress, and Electrical Overstress etc. ESD and EOS both also affects the production yield and therefore are of utmost importance from a circuit designer point of view.

Now let’s see how ESD influences Integrated circuits (ICs) and why we, as an IC design engineer, should be worried about ESD???

In most simplistic way, ESD voltage on any device creates a large surge current which will flow through ohmic drops and if these resistances are large enough then it will create huge internal voltages. These large internal voltage are in turn responsible for EOS which can cause damage to the device. Generally there are dedicated specialist team to design ESD protection circuit but as an IC design engineer we need to know how these ESD protection circuits are influencing our circuit’s performance. Also the design of our circuit also influences the choice of the ESD protection circuit to be used. Hence we must be well aware of the ESD as a phenomenon and ways to protect our circuits from ESD.

Stay tuned for more updates on this topic!!!

[1] Prof. Phillip E. Allen, Online Lecture Series on ESD: An Analog Design Viewpoint

Know about ESD Models (part-2)

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Advantages and Disadvantages of a Dynamic CMOS Circuit over a Static CMOS Circuit
  2. NAND and NOR gate using CMOS Technology
  3. SETUP Time and SETUP Violation in a Single D Latch
  4. Dynamic Pin Power Characterization using SPICE
VLSI Circuits Tags:Ananlog Circuits, ElectroMigration, EOS, ESD, IC Protection

Post navigation

Previous Post: Reliability vs. Availability in Fault Tolerance
Next Post: ESD Models and their comparison – ESD Part 2

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Different Coding Styles of Verilog Language
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter

%d