Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us
  • Toggle search form

Category: TLM

Transaction Level Modeling

Getting started with TLM 2.0 – Introduction and Basic Constructs

Posted on August 18, 2016June 17, 2025 By Dewansh No Comments on Getting started with TLM 2.0 – Introduction and Basic Constructs

The TLM 2.0 transaction level modeling standard from the Open SystemC Initiative (OSCI) was released on 9th June 2008. Transaction-level modeling (TLM) is a high-level modern approach to modeling digital systems. That modeling is based on the abstraction of the communications between different parts of the model to allow to work the algorithms of each…

Read More “Getting started with TLM 2.0 – Introduction and Basic Constructs” »

DHD, TLM

What is TLM-1 and what was the need for TLM 2.0?

Posted on August 17, 2016June 17, 2025 By Dewansh No Comments on What is TLM-1 and what was the need for TLM 2.0?

Transaction-level modeling (TLM) is a high-level modern approach for modeling digital systems. TLM-1 standard defined a set of interfaces which could be used for transporting transaction by value or reference. TLM-1 is being used successfully in some applications but it had shortcomings which have now been improved upon in TLM 2.0. TLM-1 has no standard…

Read More “What is TLM-1 and what was the need for TLM 2.0?” »

DHD, TLM

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • AND and OR gate using CMOS Technology
  • NAND and NOR gate using CMOS Technology
  • Difference between $display, $monitor, $write and $strobe in Verilog


 

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme