Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Author: vlsifacts

Resistive Divider Schematic

Posted on November 7, 2018June 17, 2025 By vlsifacts No Comments on Resistive Divider Schematic

Before starting the schematic design let’s celebrate the fact that the most commonly used following shortcuts in our daily life are also valid for Electric VLSI. Now we would build a resistive divider circuit. Go to the schematic view of the Resistive_divider cell. Select the N-Well resistor Node and then copy the same by pressing Ctrl+C….

Read More “Resistive Divider Schematic” »

Electric

Setup of LTspice with Electric

Posted on November 7, 2018June 17, 2025 By vlsifacts 3 Comments on Setup of LTspice with Electric

LTspice is a free software which performs SPICE simulations for electronic circuits. We use LTspice for spice simulation of the circuit designed in Electric. Setting in Electric Following are the steps to be followed to set up LTspice with Electric: Ensure LTspice is installed on your computer. Go to File –> Preferences –> Categories –>…

Read More “Setup of LTspice with Electric” »

Electric

Checking ERC (Well Check)

Posted on November 6, 2018June 17, 2025 By vlsifacts No Comments on Checking ERC (Well Check)

This process checks the connection of the n-well and p-substrate. The C5 process used here is an n-well process. The p-type substrate is common to all NMOS devices and should be grounded. One of the electrical rule checks (ERCs) is to verify that the p-well (in this case p-substrate) is always connected to ground. Further,…

Read More “Checking ERC (Well Check)” »

Electric

Layout vs. Schematic (LVS)

Posted on November 6, 2018June 17, 2025 By vlsifacts 1 Comment on Layout vs. Schematic (LVS)

Layout vs. Schematic (LVS) in Electric is checked using Network Consistency Checking (NCC) To check this, execute Tools –> NCC –> Schematic and Layout views of Cell in Current Window. You can run this command being in any design window (schematic / layout). We can execute the above command by only pressing ‘L‘ as we have…

Read More “Layout vs. Schematic (LVS)” »

Electric

Key Binding in Electric

Posted on November 6, 2018June 17, 2025 By vlsifacts No Comments on Key Binding in Electric

Key Binding binds a key; when pressed will execute a command from the menu to which it is bound. You can bind a key to a command as below: Go to File -> Preferences –> Categories –> General –> Key bindings Then in Key Binding USER Preferences we can choose any command to assign a…

Read More “Key Binding in Electric” »

Electric

Checking of DRC (Design Rule Check)

Posted on November 6, 2018June 17, 2025 By vlsifacts No Comments on Checking of DRC (Design Rule Check)

We should keep on checking the Design Rule Check throughout designing (both in case of schematic and layout) to make sure whether there is any error or not. To check DRC you can execute Tools –> DRC –> Check Hierarchically or you can press F5. Once DRC is checked, you can see result in the…

Read More “Checking of DRC (Design Rule Check)” »

Electric

Creating Resistor Layout

Posted on November 6, 2018July 1, 2025 By vlsifacts No Comments on Creating Resistor Layout

Create a new cell as in case of schematic earlier with the view as {layout} and with the same cell name Resistive_divider. Now under the library design_1.jelib you can find a layout cell named as Resistive_divider {lay} with an yellow indicator as follows: Create an N-Well Resistor layout by clicking the menu item (bottom left-hand side of…

Read More “Creating Resistor Layout” »

Electric

Creating Resistor Schematic

Posted on November 6, 2018July 1, 2025 By vlsifacts 2 Comments on Creating Resistor Schematic

1. Let’s create a Library Go to Explorer (beside the Components view); you will find LIBRARIES name as noname File –> Save Library As Go to the location where you want to save your design (eg: $PATH/Electric/Designs) Name the design (library name) eg. design_1.jelib We would create our schematic and layout under this library Now you…

Read More “Creating Resistor Schematic” »

Electric

Starting and Setting-up Electric

Posted on November 5, 2018July 1, 2025 By vlsifacts No Comments on Starting and Setting-up Electric

1. Start Electric: You will see the following window. 2. Towards the bottom of the window, you will find an Electric Messages Window where you can find different messages throughout any design. 3. You can change the background color of the window as follows Window –> Color Schemes –> White Background Colors 4.  First of all we…

Read More “Starting and Setting-up Electric” »

Electric

Getting Started with Electric

Posted on November 5, 2018July 1, 2025 By vlsifacts No Comments on Getting Started with Electric

Installation Steps: Download and save electric-9.07.jar Click here to download electric-9.07 Download the Electric Source Release (26 MB) Create the folder $PATH/Electric and save the file electric-9.07.jar in it Note: It is up to you where you want to keep the electric jar file. But I would advise to create a folder name Electric and open the electric…

Read More “Getting Started with Electric” »

Electric

Posts pagination

Previous 1 … 12 13 14 … 18 Next

Top Posts & Pages

  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • AND and OR gate using CMOS Technology
  • NAND and NOR gate using CMOS Technology
  • Compilation, Elaboration, and Simulation in HDL: A Clear Guide with Examples
  • How to Implement a Finite State Machine (FSM) in Verilog: Practical Examples and Best Practices

Copyright © 2026 VLSIFacts.

Powered by PressBook WordPress theme