Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Author: vlsifacts

What are Test Chips in VLSI

Posted on March 2, 2023June 18, 2025 By vlsifacts No Comments on What are Test Chips in VLSI

A test chip is a small-scale integrated circuit that is specifically designed for testing purposes, feasibility checks and performance analysis. It serves as a platform for evaluating the functionality of individual circuit blocks, testing the reliability of manufacturing processes, and verifying the performance of the design before it is implemented in a larger chip. Test…

Read More “What are Test Chips in VLSI” »

Fabrication, SoC

Introduction to Digital Electronics

Posted on March 1, 2023June 18, 2025 By vlsifacts No Comments on Introduction to Digital Electronics

Electronic circuits can broadly be divided into two broad categories: Some advantages of digital over analog are as below: Today, digital technology is applied in a wide range of applications. The most common digital end products are computers, television, communication systems, consumer electronics, etc. Sampling and Quantization are the techniques that are used to convert…

Read More “Introduction to Digital Electronics” »

Digital Electronics

What is MPW in VLSI

Posted on March 1, 2023June 18, 2025 By vlsifacts No Comments on What is MPW in VLSI

MPW stands for Multi-Project Wafer, which is a cost-effective way to prototype integrated circuits. In an MPW, multiple projects share a single wafer during the fabrication process, which enables lower costs by spreading the cost of the wafer among multiple projects. Typically, several customers with small designs collaborate to share the costs of the wafer…

Read More “What is MPW in VLSI” »

Fabrication, VLSI Technology

ASCII Code

Posted on February 28, 2023December 13, 2025 By vlsifacts No Comments on ASCII Code

ASCII codes are alphanumeric codes that represent numbers, alphabets, symbols and special characters in computers. ASCII stands for American Standard Code for Information Interchange. Whenever we press a key from the keyboard, the corresponding ASCII code goes into the computer. ASCII has 128 characters that can be represented using 7 bits (00 to 7F in…

Read More “ASCII Code” »

Digital Electronics

What is a Wafer in VLSI

Posted on February 27, 2023June 17, 2025 By vlsifacts 2 Comments on What is a Wafer in VLSI

A wafer is a thin slice of semiconductor material, typically made of silicon, that serves as the substrate for the fabrication of integrated circuits in the field of VLSI. During the fabrication process, the wafer undergoes a series of processes such as doping, lithography, etching, and deposition to create the desired patterns and structures for…

Read More “What is a Wafer in VLSI” »

Fabrication, VLSI Technology

What is Post-Silicon Validation

Posted on November 28, 2019June 18, 2025 By vlsifacts No Comments on What is Post-Silicon Validation

Modern day Syetem-on-Chips are so complex that pre-silicon verification is no more the sufficient step to capture all the design bugs. Even with sophisticated verification process, achieving 100% coverage is difficult. Due to this, few bugs escape from the pre-silicon verification till the actual product on silicon. So, now-a-days industries perform post-silicon validation (commonly known…

Read More “What is Post-Silicon Validation” »

DHD, Verification

Pre-Silicon Verification vs. Post-Silicon Validation

Posted on November 19, 2019June 17, 2025 By vlsifacts No Comments on Pre-Silicon Verification vs. Post-Silicon Validation

Both Verification and Validation checks for the correctness of the design. These design steps try to detect and localize functional bugs in the system. While pre-silicon verification runs the test cases on the software prototypes of the design on the simulator, post-silicon validation is executed on a few initial hardware prototypes of the design on…

Read More “Pre-Silicon Verification vs. Post-Silicon Validation” »

DHD, Verification, VLSI Testing

Resistive Divider Circuit

Posted on November 8, 2018June 17, 2025 By vlsifacts No Comments on Resistive Divider Circuit

Resistive divider circuit can alternatively be called as voltage divider circuit. Such a circuit is shown in the following figure: This circuit divides the input voltage Vin depending on the resistance values according to the following formula: Vout = Vin x (R2/(R1 + R2)) Vout is the output voltage, which is nothing but the voltage…

Read More “Resistive Divider Circuit” »

Electric

Resistive Divider Layout Simulation

Posted on November 8, 2018June 17, 2025 By vlsifacts No Comments on Resistive Divider Layout Simulation

Now we are ready to simulate the layout view off this cell. Let’s open up the schematic view of the cell and copy the SPICE code. Go back to the layout view and paste the SPICE code. Increase the text size of the spice code to 10 by going to its object property (Ctrl+I). The…

Read More “Resistive Divider Layout Simulation” »

Electric

Resistive Divider Layout

Posted on November 8, 2018June 17, 2025 By vlsifacts No Comments on Resistive Divider Layout

Open the layout view of the Resistive_divider cell and then copy/paste (Ctrl+C/Ctrl+V) an additional resistor. Running a DRC (pressing F5) on the above layout results in the following error. By pressing > we see that there is too little space between the N-wells. Move the Nodes apart until the layout passes the DRCs. Of-course the…

Read More “Resistive Divider Layout” »

Electric

Posts pagination

Previous 1 … 11 12 13 … 18 Next

Top Posts & Pages

  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • VLSI ROADMAP (2026 Ready) — From Beginner to Job-Ready
  • ASCII Code
  • Designing a Two-Stage Flip-Flop Synchronizer to Eliminate Metastability in Clock Domain Crossing

Copyright © 2026 VLSIFacts.

Powered by PressBook WordPress theme