Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: Scheduling

Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Posted on March 20, 2016June 17, 2025 By Priyadarshi No Comments on Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Here are some examples on blocking and non-blocking assignments in Verilog, that can be really useful for the budding design Engineers. First let us discuss the features of these assignments. The following example illustrates the Blocking Assignment Wave forms for the above exampleThe following example illustrates the Non-Blocking Assignment Wave forms for the above example…

Read More “Synthesis and Functioning of Blocking and Non-Blocking Assignments.” »

DHD, Digital Electronics, Uncategorized, Verilog, VLSI Circuits, Xilinx

Top Posts & Pages

  • ASCII Code
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Texas Instruments Question Bank Part-1

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme