Tag: port mapping

Port Mapping for Module Instantiation in Verilog

Posted on By vlsifacts No Comments on Port Mapping for Module Instantiation in Verilog

Port mapping in module instantiation can be done in two different ways: In this post, we would take one example to understand both types of port mapping in detail. The above Figure shows an example for module instantiation. Figure shows module “SYNCHRO” which consists of 2 ‘D’ flip-flops and are connected in serial fashion. Module “SYNCHRO”…

Read More “Port Mapping for Module Instantiation in Verilog” »

Verilog

Module Instantiation in Verilog

Posted on By vlsifacts No Comments on Module Instantiation in Verilog

A module provides a template from which you can create actual objects. When a module is invoked, Verilog creates a unique object from the template. Each object has its own name, variables, parameters, and I/O interface. The process of creating objects from a module template is called instantiation, and the objects are called instances. Each…

Read More “Module Instantiation in Verilog” »

Verilog