Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: Mealy Machine

Qualcomm Interview Question Bank – Part 1

Posted on August 20, 2016June 17, 2025 By Gautam 2 Comments on Qualcomm Interview Question Bank – Part 1

In the campus placement season, it is better if we get company specific questions to prepare for the selection process. So, to help you out, we have already posted Question Banks for some core ECE companies and now, let us look at the following questions asked in recent times in Qualcomm interviews. In general, according…

Read More “Qualcomm Interview Question Bank – Part 1” »

Interview, Question Bank

Circuit Design of Parity Generator

Posted on February 6, 2016June 17, 2025 By vlsifacts 1 Comment on Circuit Design of Parity Generator

This post illustrates the circuit design of Even Parity Generator. State Machine diagram for the same Parity Generator has been shown below. Click here to realize how we reach to the following state transition diagram. Click here to learn the step by step procedure of “How to synthesize a state machine / How to boil down…

Read More “Circuit Design of Parity Generator” »

DHD, Digital Electronics

State Machine Diagram for Parity Generator

Posted on February 5, 2016June 17, 2025 By vlsifacts No Comments on State Machine Diagram for Parity Generator

Parity generator can be of two types: (i) Even Parity Generator (ii) Odd Parity Generator In this post we will derive the state machine for an even parity generator. Consider input “I” is a stream of binary bits. When an input comes, the even parity generator checks whether the total number of 1’s received till…

Read More “State Machine Diagram for Parity Generator” »

DHD, Digital Electronics

State Machine Diagram for Pattern Recognition / Sequence Detector

Posted on February 4, 2016June 17, 2025 By vlsifacts No Comments on State Machine Diagram for Pattern Recognition / Sequence Detector

Sequence Detector is a digital system which can detect/recognize a specified pattern from a stream of input bits. Let’s say the Sequence Detector is designed to recognize a pattern “1101”. Consider input “X” is a stream of binary bits. When the Sequence Detectors finds consecutive 4 bits of input bit stream as “1101”, then the…

Read More “State Machine Diagram for Pattern Recognition / Sequence Detector” »

DHD, Digital Electronics

State Machine Synthesis

Posted on February 3, 2016June 17, 2025 By vlsifacts No Comments on State Machine Synthesis

State machine synthesis is a process of of boiling down a state machine to a digital logic circuit. Steps in State Machine Synthesis Let’s achieve the state machine realization of the following state diagram Let’s assume that we have completed the first two steps mentioned above and achieved a minimized Mealy state machine as shown…

Read More “State Machine Synthesis” »

DHD, Digital Electronics

Mealy to Moore and Moore to Mealy Transformation

Posted on February 2, 2016May 18, 2025 By vlsifacts 12 Comments on Mealy to Moore and Moore to Mealy Transformation

Sequential machines can be designed in two different ways: (i) Mealy Machine & (ii) Moore Machine Considering Mealy or Moore for the designing of sequential machine, it’s actually difficult to draw a hard line where one machine is always better than the other. Depending on the application requirement one may dominate the other. It is…

Read More “Mealy to Moore and Moore to Mealy Transformation” »

DHD, Digital Electronics

Mealy Vs. Moore Machine

Posted on February 1, 2016June 17, 2025 By vlsifacts 6 Comments on Mealy Vs. Moore Machine

Design of sequential circuit can be composed of designing combinational circuit and state register. Sequential circuits are implemented in two different ways: We can represent a sequential machine as M = <I,O,S,f,g>; where I: Input setO: Output setS: State spacef: A function mapping IxS = Og: A function mapping IxS = S Let’s understand both…

Read More “Mealy Vs. Moore Machine” »

DHD, Digital Electronics

Top Posts & Pages

  • ASCII Code
  • Different Coding Styles of Verilog Language
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter