Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: layout

Resistive Divider Layout

Posted on November 8, 2018June 17, 2025 By vlsifacts No Comments on Resistive Divider Layout

Open the layout view of the Resistive_divider cell and then copy/paste (Ctrl+C/Ctrl+V) an additional resistor. Running a DRC (pressing F5) on the above layout results in the following error. By pressing > we see that there is too little space between the N-wells. Move the Nodes apart until the layout passes the DRCs. Of-course the…

Read More “Resistive Divider Layout” »

Electric

Top Posts & Pages

  • ASCII Code
  • AND and OR gate using CMOS Technology
  • NAND and NOR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Difference between $display, $monitor, $write and $strobe in Verilog

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter