Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: Even Parity Generator

Step by Step Method to Design a Combinational Circuit

Posted on August 23, 2016July 1, 2025 By vlsifacts 2 Comments on Step by Step Method to Design a Combinational Circuit

The Electronics engineers should know the steps to design a particular circuit. While we study, we directly study the properties of the electronic block and the circuit diagram of the corresponding block. We never think how had we landed up to that particular circuit diagram. For example when we talk about digital Multiplexer, Decoder or Counters; we…

Read More “Step by Step Method to Design a Combinational Circuit” »

DHD, Digital Electronics

Circuit Design of Parity Generator

Posted on February 6, 2016June 17, 2025 By vlsifacts 1 Comment on Circuit Design of Parity Generator

This post illustrates the circuit design of Even Parity Generator. State Machine diagram for the same Parity Generator has been shown below. Click here to realize how we reach to the following state transition diagram. Click here to learn the step by step procedure of “How to synthesize a state machine / How to boil down…

Read More “Circuit Design of Parity Generator” »

DHD, Digital Electronics

State Machine Diagram for Parity Generator

Posted on February 5, 2016June 17, 2025 By vlsifacts No Comments on State Machine Diagram for Parity Generator

Parity generator can be of two types: (i) Even Parity Generator (ii) Odd Parity Generator In this post we will derive the state machine for an even parity generator. Consider input “I” is a stream of binary bits. When an input comes, the even parity generator checks whether the total number of 1’s received till…

Read More “State Machine Diagram for Parity Generator” »

DHD, Digital Electronics

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • AND and OR gate using CMOS Technology

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter