Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: CMOS NAND

NAND and NOR gate using CMOS Technology

Posted on August 4, 2015December 13, 2025 By vlsifacts 14 Comments on NAND and NOR gate using CMOS Technology

For the design of any circuit with the CMOS technology; We need parallel or series connections of nMOS and pMOS with a nMOS source tied directly or indirectly to ground and a pMOS source tied directly or indirectly to Vdd. A basic CMOS structure of any 2-input logic gate can be drawn as follows: 2…

Read More “NAND and NOR gate using CMOS Technology” »

VLSI Circuits, VLSI Technology

Top Posts & Pages

  • ASCII Code
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Designing a Two-Stage Flip-Flop Synchronizer to Eliminate Metastability in Clock Domain Crossing
  • How to Implement a Finite State Machine (FSM) in Verilog: Practical Examples and Best Practices

Copyright © 2026 VLSIFacts.

Powered by PressBook WordPress theme