Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Tag: Blocking assignments

Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog

Posted on March 29, 2016June 17, 2025 By Dewansh No Comments on Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog

There are Two types of Procedural Assignments in Verilog. To learn more about Delay: Read Delay in Assignment (#) in Verilog Blocking assignments Example: Non-Blocking assignments Example: To learn more about Blocking and Non_Blocking Assignments: Read Synthesis and Functioning of Blocking and Non-Blocking Assignments The following example shows  interactions  between blocking  and non-blocking for simulation only (not…

Read More “Blocking (immediate) and Non-Blocking (deferred) Assignments in Verilog” »

Verilog

Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Posted on March 20, 2016June 17, 2025 By Priyadarshi No Comments on Synthesis and Functioning of Blocking and Non-Blocking Assignments.

Here are some examples on blocking and non-blocking assignments in Verilog, that can be really useful for the budding design Engineers. First let us discuss the features of these assignments. The following example illustrates the Blocking Assignment Wave forms for the above exampleThe following example illustrates the Non-Blocking Assignment Wave forms for the above example…

Read More “Synthesis and Functioning of Blocking and Non-Blocking Assignments.” »

DHD, Digital Electronics, Uncategorized, Verilog, VLSI Circuits, Xilinx

Top Posts & Pages

  • ASCII Code
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • Step-by-Step Guide to Running Lint Checks, Catching Errors, and Fixing Them: Industrial Best Practices with Examples

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme