Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Global Tensilica Design Contest 2017 by Cadence

Home › Forums › Job / Internship / Contest Notification › Global Tensilica Design Contest 2017 by Cadence

Tagged: Cadence, Tensilica Design Contest

  • This topic has 0 replies, 1 voice, and was last updated 8 years, 10 months ago by Sidhartha.
Viewing 1 post (of 1 total)
  • Author
    Posts
  • September 6, 2016 at 6:10 am #1603
    Sidhartha
    Keymaster

    Any university that is a part of the Tensilica University Program is eligible to participate in Global Tensilica Design Contest 2017 by Cadence.

    Deadline to submit abstracts is: 16th September, 2016

    To know the details of the contest click here.

  • Author
    Posts
Viewing 1 post (of 1 total)
  • You must be logged in to reply to this topic.
Log In

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

Subscribe to Our Newsletter