Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Digilent Design Contest 12th Edition

Posted on November 6, 2015May 18, 2025 By vlsifacts No Comments on Digilent Design Contest 12th Edition

Do you love to play with FPGAs?

If yes, then there is a golden opportunity to showcase your talent. Digilent Design Contest Europe Region has reached its 12th Edition, with a rich history behind, many interesting and cool projects along the years, many smart and competitive participants, as well as appreciated advisers. It is held in Cluj-Napoca, Romania, in May 2016.

The Digilent Design Contest is an international student hardware design competition open to all students who are passionate about electronics, digital design and electrical engineering in general. The competition gives students the opportunity to showcase and improve their technical and creative skills and face new challenges in developing projects using the latest technologies.

The Challenge is to develop innovative, interesting, cool projects using Digilent products.

Cash prizes will be awarded and all the finalists keep the hardware they previously received from Digilent for implementing the projects.

Also, Special prizes will be reserved to Younger participants (1st and 2nd year of study).


Timeline

Event Location: Cluj-Napoca, Romania

  • Nov 01, 2015: Contest announcement/ Registration (Enrollment) begins
  • Dec 31, 2015: Registration (Enrollment) ends, enrollment acceptance & hardware distribution process begins
  • Jan 31, 2016: Enrollment acceptance process ends
  • Apr 18, 2016: Pre-evaluation forms submission ends!
  • May 8, 2016: Final projects submission
  • May 14-15, 2016: Final presentations in Cluj-Napoca, Romania

For any further details of the contest, please visit Contest Page

For details of last years’ winners, and a selection of entries, please see the Previous Contests page

For information, please contact contesteu@digilentinc.com

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Discover more from VLSIFacts

Subscribe to get the latest posts sent to your email.

Related posts:

  1. Synopsys India 2016 Custom Design Contest
  2. India Innovation Challenge with support from Texas Instruments India, DST and IIMB
  3. MEMS Design Contest 2018 in association with Cadence Academic Network, X-FAB, Coventor, and Reutlingen University
  4. VLSI and Computer Architecture Conferences in India
Notifications Tags:Contest, Digilent Design Contest, FPGA

Post navigation

Previous Post: Circuit Design of a 4-bit Binary Counter Using D Flip-flops
Next Post: Case and Conditional Statements Synthesis CAUTION !!!

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • AND and OR gate using CMOS Technology
  • Step-by-Step Guide to Running Lint Checks, Catching Errors, and Fixing Them: Industrial Best Practices with Examples
  • How to Implement a Finite State Machine (FSM) in Verilog: Practical Examples and Best Practices

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

%d