This post is about characterizing or calculating pin average toggling power for any on chip module, using SPICE simulations, Toggling power or Dynamic power is the power dissipated during the transition of any input signal from low to high or…
Author: Priyadarshi
VLSI Transistor Basics Interview Question Bank-1
This part of the Interview Question Bank deals with the general transistor level questions asked in various VLSI companies Q1. If you connect the input of an inverter to its output where will the output gets settled? Ans. The output…
SETUP Time and SETUP Violation in a Single D Latch
Setup and Hold time concept is one of the fundamental concepts that is very necessary for closing and analysing and timing margin. The analysis in digital domain, in Reg to Reg system is very popular but the root cause of…
Synthesis and Functioning of Blocking and Non-Blocking Assignments.
Here are some examples on blocking and non-blocking assignments in Verilog, that can be really useful for the budding design Engineers. First let us discuss the features of these assignments. They are procedural assignments always used in a procedural block…
Interview Experience – Si2Chip – Memory Design
I want to share my interview experience in Si2Chip, a design and layout based service company in Bangalore. I applied though the career section of the company and got the call for the Memory Design requirement. There were two telephonic…
Synopsys – Interview Questions – based on Synthesis and Simulation
This post contains some very interesting interview questions asked by Synopsys the EDA giant in its interview. The questions are based on Verilog Synthesis and Simulation. Though I have included the answers; I would encourage the reader to experiment himself…
Case and Conditional Statements Synthesis CAUTION !!!
Case and Conditional Statements are available in both VHDL and Verilog. These are considered as significant features of behavioral modelling, be it in VHDL or Verilog. Behavioral modelling provides high level abstraction so that the circuit can be designed by…
Interview Experience – Tech Mahindra – VLSI Domain (Off Campus – Telephonic)
I got an Interview call from Tech Mahindra VLSI Dept, and I am sharing my Interview Experience here. The Interview was telephonic and and was about 55 minutes long. They asked for core technical questions related to HDL (Hardware Description…
Interview Experience – Silicon Interfaces – for Trainee VLSI Design (Off Campus)
Hello everyone !!! This is my interview experience for the post of Trainee VLSI design at Silicon Interfaces, A software and VLSI Design centre. This post also presents my thoughts towards “What should be done to get noticed by VLSI…
Power Analysis in XILINX Xpower Analyzer
These are some simple steps which can be used to do the power analysis of a design using Xpower Analyzer which comes readily available in the ISE free web pack. ## Make sure your circuit can be synthesized. Then under…