Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us
  • Toggle search form

AND and OR gate using CMOS Technology

Posted on March 4, 2023March 4, 2023 By vlsifacts No Comments on AND and OR gate using CMOS Technology

In an earlier post, NAND and NOR gate using CMOS Technology, we have seen the implementation of 2 input NAND and NOR gate using CMOS technology. In this article, we will discuss how to implement 2 input AND and OR gate using CMOS technology.

Generally in our academic curriculum, students are taught AND and OR gate first, and then to get NAND and NOR gate, INVERTER is added as shown in Figure 1.

Figure 1

However, in CMOS technology, NAND and NOR gates are considered to be the basic gates, and then INVERTER is added to get AND and OR gate as shown in Figure 2.

Figure 2

So, we will add CMOS INVERTER to the NAND and NOR implementations as shown here to get AND and OR implementations. The explanation for output voltage for different input voltage levels can be referred from the same NAND and NOR article. The only addition is an INVERTER, so the final output will be inverted.

2 Input AND Gate

TRUTH TABLE

CIRCUIT

2 input CMOS AND gate

2 Input OR Gate

TRUTH TABLE

CIRCUIT

2 input CMOS OR gate

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Related posts:

  1. Advantages and Disadvantages of a Dynamic CMOS Circuit over a Static CMOS Circuit
  2. NAND and NOR gate using CMOS Technology
  3. Why VLSI?
  4. VLSI Transistor Basics Interview Question Bank-1
VLSI Technology Tags:CMOS AND, CMOS OR

Post navigation

Previous Post: Binary to Octal & Binary to Hexadecimal Conversion
Next Post: What are the Difference Between System-on-Chip (SoC) and Test Chip

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • ASCII Code
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • NAND and NOR gate using CMOS Technology
  • Port Mapping for Module Instantiation in Verilog
  • AND and OR gate using CMOS Technology


 

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

%d