Skip to content

VLSIFacts

Let's Program the Transistors

  • Home
  • DHD
    • Digital Electronics
    • Fault Tolerant System Design
    • TLM
    • Verification
    • Verilog
    • VHDL
    • Xilinx
  • Embedded System
    • 8085 uP
    • 8086 uP
    • 8051 uC
  • VLSI Technology
    • Analog Electronics
    • Memory Devices
    • VLSI Circuits
  • Interview
    • Interview Experience
    • Training Experience
    • Question Bank
  • Notifications
  • QUIZ
  • Community
  • Job Board
  • Contact Us

Training Experience – Mentor Graphics Higher Education Program

Posted on November 12, 2015June 16, 2025 By Dewansh No Comments on Training Experience – Mentor Graphics Higher Education Program

Hello Everyone! This is my training experience, I had at Mentor Graphics, Noida (Higher Education Program) which is conducted annually for pre-final year B.Tech and M.Tech students. It is a two month training program that starts in June and lasts till the last week of July. The main aim of the training is “Verification of Electronic Design and Systems using System Verilog”. A total of 30 students (each Noida and Bangalore) are selected for this program and I was lucky to be one of them.

The training started with the basics of Verilog. Simultaneously we had labs scheduled related to what was taught to us. We used the Mentor tool “Questa” for simulating our designs/test-benches. We were then given a few projects to do on Verilog.

After Verilog, we were taught about System Verilog. Again we started with the basics, like data types, classes, objects etc. and later on we learnt about randomization, coverage and assertions. We were evaluated regularly on our labs and tests were conducted for theory evaluation.

We did a few projects on verification using System Verilog to learn about verification and how System Verilog is used to verify a design. Finally we did the main project which was “Verification of a pipelined and unpipelined LC3 microcontroller”, in which we had to debug the whole microcontroller which consisted of various blocks like fetch, decode, execute, write-back and controller.

This training was a great learning experience for me. I got a flavor of working in the corporate world and to start with an organization like Mentor Graphics was more than expected. I would suggest all students passionate about electronics, especially VLSI to go for this training. It would be a great boost for their career and their passion about VLSI.

Dewansh Aditya Gupta

PS: Mentor Graphics was purchased by Siemens in 2017, and renamed Siemens EDA in 2021.

Spread the Word

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to share on Tumblr (Opens in new window) Tumblr
  • Click to share on Pocket (Opens in new window) Pocket
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to email a link to a friend (Opens in new window) Email
  • Click to print (Opens in new window) Print

Like this:

Like Loading...

Discover more from VLSIFacts

Subscribe to get the latest posts sent to your email.

Related posts:

  1. Mentor Graphics Training Program 2016
  2. Synopsys – Interview Questions – based on Synthesis and Simulation
  3. Aricent Technologies – Technical Interviews Question Bank – Part 3
  4. Bharat Electronics Limited (BEL) Question Bank – Part 1
Interview, Training Experience Tags:Mentor Graphics, Questa, Summer Internship, Summer Training, System Verilog, Verification, Verilog

Post navigation

Previous Post: Case and Conditional Statements Synthesis CAUTION !!!
Next Post: Interview Experience – WIPRO GMT (Global Media & Telecom ) – (On Campus – #2)

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Top Posts & Pages

  • NAND and NOR gate using CMOS Technology
  • Circuit Design of a 4-bit Binary Counter Using D Flip-flops
  • AND and OR gate using CMOS Technology
  • Truth Tables, Characteristic Equations and Excitation Tables of Different Flipflops
  • Understanding the 4-bit Ripple Carry Adder: Verilog Design and Testbench Explained

Copyright © 2025 VLSIFacts.

Powered by PressBook WordPress theme

%d